

LTC2435/LTC2435-1

20-Bit No Latency ΔΣTM ADCs with Differential Input and Differential Reference

- **2**× **Speed Up Version of the LTC2430: 15Hz Output Rate, 60Hz Notch—LTC2435; 13.75Hz Output Rate, Simultaneous 50Hz/60Hz Notch—LTC2435-1**
- Differential Input and Differential Reference with **GND to V_{CC} Common Mode Range**
- **3ppm INL, No Missing Codes**
- **10ppm Gain Error**
- **0.8ppm Noise**
- Single Conversion Settling Time for Multiplexed **Applications**
- Internal Oscillator-No External Components Required
- Single Supply 2.7V to 5.5V Operation
- Low Supply Current (200μA,4μA in Auto Sleep)
- 20-Bit ADC in Narrow SSOP-16 Package (SO-8 Footprint)

APPLICATIONS

- Direct Sensor Digitizer
- Weight Scales
- Direct Temperature Measurement
- Gas Analyzers
- Strain Gage Transducers
- Instrumentation
- Data Acquisition
- Industrial Process Control
- 6-Digit DVMs

FEATURES DESCRIPTIO ^U

The LTC® 2435/2435-1 are 2.7V to 5.5V micropower 20-bit differential $\Delta \Sigma$ analog to digital converters with integrated oscillator, 3ppm INL and 0.8ppm RMS noise. They use delta-sigma technology and provide single cycle settling time for multiplexed applications. Through a single pin, the LTC2435 can be configured for better than 110dB input differential mode rejection at 50Hz or 60Hz \pm 2%, or it can be driven by an external oscillator for a user defined rejection frequency. The LTC2435-1 can be configured for better than 87dB input differential mode rejection over the range of 49Hz to 61.2Hz (50Hz and 60Hz $±2\%$ simultaneously). The internal oscillator requires no external frequency setting components.

The converters accept any external differential reference voltage from $0.1V$ to V_{CC} for flexible ratiometric and remote sensing measurement configurations. The fullscale differential input range is from $-0.5V_{REF}$ to $0.5V_{REF}$. The reference common mode voltage, V_{RFFCM} , and the input common mode voltage, V_{INCM} , may be independently set anywhere within the GND to V_{CC} range of the LTC2435/LTC2435-1. The DC common mode input rejection is better than 120dB.

The LTC2435/LTC2435-1 communicate through a flexible 3-wire digital interface which is compatible with SPI and MICROWIRE™ protocols.

No Latency ΔΣ is a trademark of Linear Technology Corporation. Protected by U.S. Patents including 6140950, 6169506. $\overline{\mathcal{A}}$, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.

1

ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2)

PIN CONFIGURATION

ORDER INFORMATION

Consult LTC Marketing for parts specified with wider operating temperature ranges. Consult LTC Marketing for information on nonstandard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS

The ● **denotes specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25**°**C. (Notes 3, 4)**

The ● **denotes specifications which apply over the full operating CO VERTER CHARACTERISTICS U**

temperature range, otherwise specifications are at TA = 25°**C. (Notes 3, 4)**

The ● **denotes specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25**°**C. (Note 3) A ALOG I PUT A ^U D REFERE CE ^U U U**

The ● **denotes specifications which apply over the full DIGITAL I PUTS A D DIGITAL OUTPUTS U U**

operating temperature range, otherwise specifications are at TA = 25°**C. (Note 3)**

POWER REQUIREMENTS The \bullet denotes specifications which apply over the full operating temperature range,

otherwise specifications are at $T_A = 25$ °C. (Note 3)

TIMING CHARACTERISTICS The \bullet denotes specifications which apply over the full operating temperature

range, otherwise specifications are at $T_A = 25^\circ \text{C}$. (Note 3)

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND.

Note 3: V_{CC} = 2.7 to 5.5V unless otherwise specified. $V_{REF} = REF^{+} - REF^{-}$, $V_{REFCM} = (REF^{+} + REF^{-})/2$;

 $V_{IN} = IN^+ - IN^-, V_{INCM} = (IN^+ + IN^-)/2.$

Note 4: F_0 pin tied to GND or to V_{CC} or to external conversion clock source with $f_{EOSC} = 153600$ Hz unless otherwise specified.

Note 5: Guaranteed by design, not subject to test.

Note 6: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 7: $F_0 = 0V$ (internal oscillator) or $f_{EOSC} = 153600$ Hz $\pm 2\%$ (external oscillator) for the LTC2435 or f_{EOSC} = 139800Hz \pm 2% for the LTC2435-1.

Note 8: $F_0 = V_{CC}$ (internal oscillator) or $f_{EOSC} = 128000$ Hz $\pm 2\%$ (external oscillator).

Note 9: The converter is in external SCK mode of operation such that the SCK pin is used as digital input. The frequency of the clock signal driving SCK during the data output is $f_{\sf ESCK}$ and is expressed in kHz.

Note 10: The converter is in internal SCK mode of operation such that the SCK pin is used as digital output. In this mode of operation the SCK pin has a total equivalent load capacitance $C_{\text{LOAD}} = 20pF$.

Note 11: The external oscillator is connected to the F_0 pin. The external oscillator frequency, f_{EOSC} , is expressed in kHz.

Note 12: The converter uses the internal oscillator.

 $F₀ = 0V$ or $F₀ = V_{CC}$.

Note 13: The output noise includes the contribution of the internal calibration operations.

Note 14: Refer to Offset Accuracy and Drift in the Applications Information section.

24351f

7

THITEAR

Offset Change* vs Output Data Rate

Resolution (Noise_{RMS} ≤ 1LSB) vs Output Data Rate

Sleep-Mode Current vs Temperature

Resolution (INLMAX ≤ **1LSB) vs Output Data Rate**

PIN FUNCTIONS

GND (Pins 1, 7, 8, 9, 10, 15, 16): Ground. Multiple ground pins internally connected for optimum ground current flow and V_{CC} decoupling. Connect each one of these pins to a ground plane through a low impedance connection. All seven pins must be connected to ground for proper operation.

V_{CC} (Pin 2): Positive Supply Voltage. Bypass to GND (Pin 1) with a 10μF tantalum capacitor in parallel with 0.1μF ceramic capacitor as close to the part as possible.

REF+ (Pin 3), REF– (Pin 4): Differential Reference Input. The voltage on these pins can have any value between GND and V_{CC} as long as the reference positive input, REF⁺, is maintained more positive than the reference negative input, REF^{-} , by at least 0.1V.

IN+ (Pin 5), IN– (Pin 6): Differential Analog Input. The voltage on these pins can have any value between GND – 0.3V and V_{CC} + 0.3V. Within these limits the converter bipolar input range ($V_{IN} = IN^+ - IN^-$) extends from $-0.5\bullet$ (V_{RFF}) to 0.5 \bullet (V_{RFF}). Outside this input range the converter produces unique overrange and underrange output codes.

CS (Pin 11): Active LOW Digital Input. A LOW on this pin enables the SDO digital output and wakes up the ADC. Following each conversion, the ADC automatically enters the Sleep mode and remains in this low power state as long as CS is HIGH. A LOW-to-HIGH transition on CS during the Data Output transfer aborts the data transfer and starts a new conversion.

SDO (Pin 12): Three-State Digital Output. During the Data Output period, this pin is used as serial data output. When the chip select \overline{CS} is HIGH (\overline{CS} = V_{CC}) the SDO pin is in a high impedance state. During the Conversion and Sleep periods, this pin is used as the conversion status output. The conversion status can be observed by pulling CS LOW.

SCK (Pin 13): Bidirectional Digital Clock Pin. In Internal Serial Clock Operation mode, SCK is used as digital output for the internal serial interface clock during the Data Output period. In External Serial Clock Operation mode, SCK is used as digital input for the external serial interface clock during the Data Output period. A weak internal pullup is automatically activated in Internal Serial Clock Operation mode. The Serial Clock Operation mode is determined by the logic level applied to the SCK pin at power up or during the most recent falling edge of CS.

F₀ (Pin 14): Frequency Control Pin. Digital input that controls the ADC's notch frequencies and conversion time. When the $F₀$ pin is connected to V_{CC} (LTC2435 only), the converter uses its internal oscillator and the digital filter first null is located at 50Hz. When the F_0 pin is connected to GND ($F_0 = OV$), the converter uses its internal oscillator and the digital filter first null is located at 60Hz (LTC2435) or simultaneous 50Hz/60Hz (LTC2435-1). When F_0 is driven by an external clock signal with a frequency f_{FOSC} , the converter uses this signal as its system clock and the digital filter first null is located at a frequency $f_{FOSC}/2560$.

V_{CC}

FUNCTIONAL BLOCK DIAGRAM

TEST CIRCUITS

CONVERTER OPERATION

Converter Operation Cycle

The LTC2435/LTC2435-1 are low power, delta-sigma analog-to-digital converters with an easy to use 3-wire serial interface (see Figure 1). Their operation is made up of three states. The converter operating cycle begins with the conversion, followed by the sleep state and ends with the data output (see Figure 2). The 3-wire interface consists of serial data output (SDO), serial clock (SCK) and chip select (CS) .

Figure 2. LTC2435 State Transition Diagram

Initially, the LTC2435/LTC2435-1 perform a conversion. Once the conversion is complete, the device enters the sleep state. While in this sleep state, power consumption is reduced by an order of magnitude if \overline{CS} is HIGH. The part remains in the sleep state as long as \overline{CS} is HIGH. The conversion result is held indefinitely in a static shift register while the converter is in the sleep state.

Once \overline{CS} is pulled LOW, the device exits the low power sleep mode and enters the data output state. If $\overline{\text{CS}}$ is pulled HIGH before the first rising edge of SCK, the device returns to the sleep mode and the conversion result is still held in the internal static shift register. If $\overline{\text{CS}}$ remains LOW after the first rising edge of SCK, the device begins outputting the conversion result. Taking CS HIGH at this point will terminate the data output state and start a new conversion.

There is no latency in the conversion result. The data output corresponds to the conversion just performed. This result is shifted out on the serial data out pin (SDO) under the control of the serial clock (SCK). Data is updated on the falling edge of SCK allowing the user to reliably latch data on the rising edge of SCK (see Figure 3). The data output state is concluded once 24 bits are read out of the ADC or when \overline{CS} is brought HIGH. The device automatically initiates a new conversion and the cycle repeats.

Through timing control of the \overline{CS} and SCK pins, the LTC2435/LTC2435-1 offer several flexible modes of operation (internal or external SCK and free-running conversion modes). These various modes do not require programming configuration registers; moreover, they do not disturb the cyclic operation described above. These modes of operation are described in detail in the Serial Interface Timing Modes section.

Conversion Clock

A major advantage the delta-sigma converter offers over conventional type converters is an on-chip digital filter (commonly implemented as a Sinc or Comb filter). For high resolution, low frequency applications, this filter is typically designed to reject line frequencies of 50Hz or 60Hz plus their harmonics. The filter rejection performance is directly related to the accuracy of the converter system clock. The LTC2435/LTC2435-1 incorporate a highly accurate on-chip oscillator. This eliminates the need for external frequency setting components such as crystals or oscillators. Clocked by the on-chip oscillator, the LTC2435 achieves a minimum of 110dB rejection at the line frequency (50Hz or 60Hz \pm 2%), while the LTC2435-1 achieves a minimum of 87db rejection at 50Hz \pm 2% and 60Hz \pm 2% simultaneously.

Ease of Use

The LTC2435/LTC2435-1 data output has no latency, filter settling delay or redundant data associated with the conversion cycle. There is a one-to-one correspondence between the conversion and the output data. Therefore, multiplexing multiple analog voltages is easy.

The LTC2435/LTC2435-1 perform a full-scale calibration every conversion cycle. This calibration is transparent to the user and has no effect on the cyclic operation described above. The advantage of continuous calibration is extreme stability of full-scale readings with respect to time, supply voltage change and temperature drift.

Unlike the LTC2430, the LTC2435 and LTC2435-1 do not perform an offset calibration every conversion cycle. This enables the LTC2435/LTC2435-1 to double their output rate while maintaining line frequency rejection. The initial offset of the LTC2435/LTC2435-1 is within 5mV independent of V_{RFF}. Based on the LTC2435/LTC2435-1 new modulator architecture, the temperature drift of the offset is less than 100nV/°C. More information on the LTC2435/ LTC2435-1 offset is described in the Offset Accuracy and Drift section of this data sheet.

Power-Up Sequence

The LTC2435/LTC2435-1 automatically enter an internal reset state when the power supply voltage V_{CC} drops below approximately 2.2V. This feature guarantees the integrity of the conversion result and of the serial interface mode selection. (See the 2-wire I/O sections in the Serial Interface Timing Modes section.)

When the V_{CC} voltage rises above this critical threshold, the converter creates an internal power-on-reset (POR) signal with a duration of approximately 1ms. The POR signal clears all internal registers. Following the POR signal, the LTC2435/LTC2435-1 start a normal conversion cycle and follow the succession of states described above. The first conversion result following POR is accurate within the specifications of the device if the power supply voltage is restored within the operating range (2.7V to 5.5V) before the end of the POR time interval.

Reference Voltage Range

These converters accept a truly differential external reference voltage. The absolute/common mode voltage specification for the REF+ and REF– pins covers the entire range from GND to V_{CC} . For correct converter operation, the REF⁺ pin must always be more positive than the REF⁻ pin. The LTC2435/LTC2435-1 can accept a differential reference voltage from 0.1V to V_{CC} . The converter output noise is determined by the thermal noise of the front-end circuits, and as such, its value is nearly constant with reference voltage. A decrease in reference voltage will not significantly improve the converter's effective resolution. On the other hand, a reduced reference voltage will improve the converter's overall INL performance. A reduced reference voltage will also improve the converter performance when operated with an external conversion clock (external F_0 signal) at substantially higher output data rates (see the Output Data Rate section).

Input Voltage Range

The analog input is truly differential with an absolute/ common mode range for the $IN⁺$ and $IN⁻$ input pins extending from GND – 0.3V to V_{CC} + 0.3V. Outside these limits, the ESD protection devices begin to turn on and the errors due to input leakage current increase rapidly. Within these limits, the LTC2435/LTC2435-1 convert the bipolar differential input signal, $V_{IN} = IN^+ - IN^-$, from $-FS = -0.5 \cdot V_{RFF}$ to $+FS = 0.5 \cdot V_{RFF}$ where V_{RFF} REF+ – REF–. Outside this range, the converters indicate the overrange or the underrange condition using distinct output codes.

Input signals applied to $IN⁺$ and $IN⁻$ pins may extend by 300mV below ground and above V_{CC} . In order to limit any fault current, resistors of up to 5k may be added in series with the $IN⁺$ and $IN⁻$ pins without affecting the performance of the device. In the physical layout, it is important to maintain the parasitic capacitance of the connection between these series resistors and the corresponding pins as low as possible; therefore, the resistors should be located as close as practical to the pins. The effect of the series resistance on the converter accuracy can be evaluated from the curves presented in the Input Current/ Reference Current sections. In addition, series resistors will introduce a temperature dependent offset error due to the input leakage current. A 1nA input leakage current will develop a 1ppm offset error on a 5k resistor if $V_{\text{RFF}} = 5V$. This error has a very strong temperature dependency.

Output Data Format

The LTC2435/LTC2435-1 serial output data stream is 24 bits long. The first 3 bits represent status information indicating the sign and conversion state. The next 21 bits are the conversion result, MSB first. The third and fourth bit together are also used to indicate an underrange condition (the differential input voltage is below –FS) or an overrange condition (the differential input voltage is above $+FS$).

Bit 23 (first output bit) is the end of conversion (EOC) indicator. This bit is available at the SDO pin during the conversion and sleep states whenever the CS pin is LOW. This bit is HIGH during the conversion and goes LOW when the conversion is complete.

Bit 22 (second output bit) is a dummy bit (DMY) and is always LOW.

Bit 21 (third output bit) is the conversion result sign indicator (SIG). If V_{IN} is >0, this bit is HIGH. If V_{IN} is <0, this bit is LOW.

Bit 20 (fourth output bit) is the most significant bit (MSB) of the result. This bit in conjunction with Bit 21 also provides the underrange or overrange indication. If both Bit 21 and Bit 20 are HIGH, the differential input voltage is above +FS. If both are LOW, the differential input voltage is below –FS.

The function of these bits is summarized in Table 1.

Table 1. LTC2435/LTC2435-1 Status Bits

Bits 20-0 are the 21-bit conversion result MSB first.

Bit 0 is the least significant bit (LSB).

Data is shifted out of the SDO pin under control of the serial clock (SCK), see Figure 3. Whenever \overline{CS} is HIGH, SDO remains high impedance and any externally generated SCK clock pulses are ignored by the internal data out shift register.

In order to shift the conversion result out of the device, CS must first be driven LOW. EOC is seen at the SDO pin of the device once CS is pulled LOW. EOC changes real time from HIGH to LOW at the completion of a conversion. This signal may be used as an interrupt for an external microcontroller. Bit 23 (EOC) can be captured on the first rising edge of SCK. Bit 22 is shifted out of the device on the first falling edge of SCK. The final data bit (Bit 0) is shifted out on the falling edge of the 23rd SCK and may be latched on the rising edge of the 24th SCK pulse. On the falling edge of the 24th SCK pulse, SDO goes HIGH indicating the initiation of a new conversion cycle. This bit serves as EOC (Bit 23) for the next conversion cycle. Table 2 summarizes the output data format.

As long as the voltage on the $IN⁺$ and $IN⁻$ pins is maintained within the $-0.3V$ to (V_{CC} + 0.3V) absolute maximum operating range, a conversion result is generated for any differential input voltage V_{IN} from $-FS = -0.5 \cdot V_{RFF}$ to $+FS = 0.5 \cdot V_{RFF}$. For differential input voltages greater than +FS, the conversion result is clamped to the value corresponding to the +FS. For differential input voltages below –FS, the conversion result is clamped to the value corresponding to –FS – 1LSB.

Offset Accuracy and Drift

Unlike the LTC2430 and most of the LTC2400 family, the LTC2435/LTC2435-1 do not perform an offset calibration every cycle. The reason for this is to increase the data output rate while maintaining line frequency rejection.

While the initial accuracy of the LTC2435/LTC2435-1 offset is within 5mV (see Figure 4), several unique properties of the LTC2435/LTC2435-1 architecture nearly eliminate the drift of the offset error with respect to temperature and supply.

As shown in Figure 5, the offset variation with temperature is less than 3ppm over the complete temperature range of –50°C to 100°C. This corresponds to a temperature drift of 0.022ppm/°C.

While the variation in offset with supply voltage is propor-

tional to V_{CC} (see Figure 4), several characteristics of this variation can be used to eliminate the effects. First, the variation with respect to supply voltage is linear. Second, the magnitude of the offset error decreases with decreased supply voltage. Third, the offset error in microvolts is almost independent with reference and therefore

the offset in ppm is inverse proportional to reference voltage. As a result, by tying V_{CC} to V_{REF} , the variation with supply can be reduced, see Figure 6. The variation with supply is less than 15ppm over the entire 2.7V to 5.5V supply range.

Frequency Rejection Selection LTC2435 (Fo)

Table 2. LTC2435/LTC2435-1 Output Data Format

*The differential input voltage V_{IN} = IN⁺ – IN⁻. \blacksquare **The differential reference voltage V_{REF} = REF⁺ – REF⁻.

–324

The LTC2435 internal oscillator provides better than 110dB normal mode rejection at the line frequency and its harmonics for 50Hz $\pm 2\%$ or 60Hz $\pm 2\%$. For 60Hz rejection, F_O should be connected to GND while for 50Hz rejection the F_{Ω} pin should be connected to V_{CC} .

The selection of 50Hz or 60Hz rejection can also be made by driving F_0 to an appropriate logic level. A selection change during the sleep or data output states will not disturb the converter operation. If the selection is made during the conversion state, the result of the conversion in progress may be outside specifications but the following conversions will not be affected.

When a fundamental rejection frequency different from 50Hz or 60Hz is required or when the converter must be synchronized with an outside source, the LTC2435 can operate with an external conversion clock. The converter automatically detects the presence of an external clock signal at the $F₀$ pin and turns off the internal oscillator. The frequency f_{FOSC} of the external signal must be at least 5kHz to be detected. The external clock signal duty cycle is not significant as long as the minimum and maximum specifications for the high and low periods t_{HEO} and t_{LEO} are observed.

While operating with an external conversion clock of a frequency f_{FOSC}, the LTC2435 provides better than 110dB normal mode rejection in a frequency range $f_{FOSC}/2560$ $±4%$ and its harmonics. The normal mode rejection as a function of the input frequency deviation from $f_{FOSC}/2560$ is shown in Figure 7a.

Whenever an external clock is not present at the F_0 pin, the converter automatically activates its internal oscillator and enters the Internal Conversion Clock mode. The LTC2435 operation will not be disturbed if the change of conversion clock source occurs during the sleep state or during the data output state while the converter uses an external serial clock. If the change occurs during the conversion state, the result of the conversion in progress may be outside specifications but the following conversions will not be affected. If the change occurs during the data output state and the converter is in the Internal SCK mode, the serial clock duty cycle may be affected but the serial data stream will remain valid.

Table 3a summarizes the duration of each state and the achievable output data rate as a function of F_0 .

Frequency Rejection Selection LTC2435-1 (F₀)

The LTC2435-1 internal oscillator provides better than 87dB normal mode rejection over the range of 49Hz to 61.2Hz as shown in Figure 7b. For simultaneous 50Hz/60Hz rejection, F_{Ω} should be connected to GND.

In order to achieve 87dB normal mode rejection of 50Hz \pm 2% and 60Hz \pm 2%, two consecutive conversions must be averaged. By performing a continuous running average of the two most current results, both simultaneous rejection is achieved and a nearly $2\times$ increase in throughput is realized relative to the LTC2430 (see Normal Mode Rejection, Ouput Rate and Running Averages sections of this data sheet).

When a fundamental rejection frequency different from the range 49Hz to 61.2Hz is required or when the converter must be synchronized with an outside source, the LTC2435-1 can operate with an external conversion clock. The performance of the LTC2435-1 is the same as the LTC2435 when driven by an external conversion clock at the $F₀$ pin.

Table 3b summarizes the duration of each state and the achievable output data rate as a function of F_0 .

Serial Interface Pins

The LTC2435/LTC2435-1 transmit the conversion results and receive the start of conversion command through a synchronous 3-wire interface. During the conversion and sleep states, this interface can be used to assess the converter status and during the data output state it is used to read the conversion result.

Figure 7a. LTC2435/LTC2435-1 Normal Mode Rejection When Using an External Oscillator of Frequency f_{EOSC} without Running Averages

Table 3a. LTC2435 State Duration

Figure 7b. LTC2435-1 Normal Mode Rejection When Using an Internal Oscillator with Running Averages

Figure 7c. LTC2435/LTC2435-1 Normal Mode Rejection When Using an External Oscillator of Frequency f_{EOSC} with Running Averages

Table 3b. LTC2435-1 State Duration

Serial Clock Input/Output (SCK)

The serial clock signal present on SCK (Pin 13) is used to synchronize the data transfer. Each bit of data is shifted out the SDO pin on the falling edge of the serial clock.

In the Internal SCK mode of operation, the SCK pin is an output and the LTC2435/LTC2435-1 create their own serial clock by dividing the internal conversion clock by 8. In the External SCK mode of operation, the SCK pin is used as input. The internal or external SCK mode is selected on power-up and then reselected every time a HIGH-to-LOW transition is detected at the \overline{CS} pin. If SCK is HIGH or floating at power-up or during this transition, the converter enters the internal SCK mode. If SCK is LOW at power-up or during this transition, the converter enters the external SCK mode.

Serial Data Output (SDO)

The serial data output pin, SDO (Pin 12), provides the result of the last conversion as a serial bit stream (MSB first) during the data output state. In addition, the SDO pin is used as an end of conversion indicator during the conversion and sleep states.

When $\overline{\text{CS}}$ (Pin 11) is HIGH, the SDO driver is switched to a high impedance state. This allows sharing the serial interface with other devices. If \overline{CS} is LOW during the convert or sleep state, SDO will output EOC. If CS is LOW during the conversion phase, the EOC bit appears HIGH on the SDO pin. Once the conversion is complete, EOC goes LOW.

Table 4. LTC2435/LTC2435-1 Interface Timing Modes

Chip Select Input (CS)

The active LOW chip select, \overline{CS} (Pin 11), is used to test the conversion status and to enable the data output transfer as described in the previous sections.

In addition, the \overline{CS} signal can be used to trigger a new conversion cycle before the entire serial data transfer has been completed. The LTC2435/LTC2435-1 will abort any serial data transfer in progress and start a new conversion cycle anytime a LOW-to-HIGH transition is detected at the $\overline{\text{CS}}$ pin after the converter has entered the data output state (i.e., after the first rising edge of SCK occurs with \overline{CS} = LOW).

Finally, CS can be used to control the free-running modes of operation, see Serial Interface Timing Modes section. Grounding CS will force the ADC to continuously convert at the maximum output rate selected by F_0 .

SERIAL INTERFACE TIMING MODES

The LTC2435/LTC2435-1 3-wire interface is SPI and MICROWIRE compatible. This interface offers several flexible modes of operation. These include internal/external serial clock, 2- or 3-wire I/O, single cycle conversion and autostart. The following sections describe each of these serial interface timing modes in detail. In all these cases, the converter can use the internal oscillator ($F_0 =$ LOW or F_0 = HIGH) or an external oscillator connected to the $F₀$ pin. Refer to Table 4 for a summary.

External Serial Clock, Single Cycle Operation (SPI/MICROWIRE Compatible)

This timing mode uses an external serial clock to shift out the conversion result and a \overline{CS} signal to monitor and control the state of the conversion cycle, see Figure 8.

The serial clock mode is selected on the falling edge of $\overline{\text{CS}}$. To select the external serial clock mode, the serial clock pin (SCK) must be LOW during each \overline{CS} falling edge.

The serial data output pin (SDO) is Hi-Z as long as \overline{CS} is HIGH. At any time during the conversion cycle, $\overline{\text{CS}}$ may be pulled LOW in order to monitor the state of the converter. While \overline{CS} is pulled LOW, \overline{EOC} is output to the SDO pin. $\overline{EOC} = 1$ while a conversion is in progress and $\overline{EOC} = 0$ if the conversion is over. With $\overline{\text{CS}}$ HIGH, the device automatically enters the sleep state once the conversion is complete.

When $\overline{\text{CS}}$ is low, the device enters the data output mode. The result is held in the internal static shift register until the first SCK rising edge is seen while $\overline{\text{CS}}$ is LOW. Data is shifted out the SDO pin on each falling edge of SCK. This enables external circuitry to latch the output on the rising edge of SCK. EOC can be latched on the first rising edge of SCK and the last bit of the conversion result can be

latched on the 24th rising edge of SCK. On the 24th falling edge of SCK, the device begins a new conversion. SDO goes HIGH (\overline{EOC} = 1) indicating a conversion is in progress.

At the conclusion of the data cycle, \overline{CS} may remain LOW and EOC monitored as an end-of-conversion interrupt. Alternatively, \overline{CS} may be driven HIGH setting SDO to Hi-Z. As described above, $\overline{\text{CS}}$ may be pulled LOW at any time in order to monitor the conversion status.

Typically, CS remains LOW during the data output state. However, the data output state may be aborted by pulling CS HIGH anytime between the first rising edge and the 24th falling edge of SCK, see Figure 9. On the rising edge of \overline{CS} , the device aborts the data output state and immediately initiates a new conversion. This is useful for systems not requiring all 24 bits of output data, aborting an invalid conversion cycle or synchronizing the start of a conversion.

External Serial Clock, 2-Wire I/O

This timing mode utilizes a 2-wire serial I/O interface. The conversion result is shifted out of the device by an externally generated serial clock (SCK) signal, see Figure 10. CS may be permanently tied to ground, simplifying the user interface or isolation barrier.

Figure 9. External Serial Clock, Reduced Data Output Length

The external serial clock mode is selected at the end of the power-on reset (POR) cycle. The POR cycle is concluded approximately 1ms after V_{CC} exceeds 2.2V. The level applied to SCK at this time determines if SCK is internal or external. SCK must be driven LOW prior to the end of POR in order to enter the external serial clock timing mode.

Since CS is tied LOW, the end-of-conversion (EOC) can be continuously monitored at the SDO pin during the convert and sleep states. EOC may be used as an interrupt to an external controller indicating the conversion result is ready. $EOC = 1$ while the conversion is in progress and EOC = 0 once the conversion is over. On the falling edge of EOC, the conversion result is loaded into an internal static shift register. Data is shifted out the SDO pin on each falling edge of SCK enabling external circuitry to latch data on the rising edge of SCK. EOC can be latched on the first rising edge of SCK. On the 24th falling edge of SCK, SDO goes HIGH ($\overline{EOC} = 1$) indicating a new conversion has begun.

Internal Serial Clock, Single Cycle Operation

This timing mode uses an internal serial clock to shift out the conversion result and a \overline{CS} signal to monitor and control the state of the conversion cycle, see Figure 11.

In order to select the internal serial clock timing mode, the serial clock pin (SCK) must be floating (Hi-Z) or pulled HIGH prior to the falling edge of \overline{CS} . The device will not enter the internal serial clock mode if SCK is driven LOW on the falling edge of \overline{CS} . An internal weak pull-up resistor is active on the SCK pin during the falling edge of \overline{CS} ; therefore, the internal serial clock timing mode is automatically selected if SCK is not externally driven.

The serial data output pin (SDO) is Hi-Z as long as \overline{CS} is HIGH. At any time during the conversion cycle, \overline{CS} may be pulled LOW in order to monitor the state of the converter. Once CS is pulled LOW, SCK goes LOW and EOC is output to the SDO pin. $\overline{EOC} = 1$ while a conversion is in progress and $\overline{EOC} = 0$ if the conversion is over.

When testing \overline{EOC} , if the conversion is complete ($\overline{EOC} = 0$), the device will exit the sleep state and enter the data output state. In order to allow the device to return to the sleep state, \overline{CS} must be pulled HIGH before the first rising edge of SCK. In the internal SCK timing mode, SCK goes HIGH

and the device be<u>gin</u>s outputting data at time t_{EO<u>Ctest</u> after} the fallin<u>g e</u>dge of CS (if EOC = 0) or t_{EOCtest} after <u>EOC</u> goes LOW (if \overline{CS} is LOW during the falling edge of \overline{EOC}). The value of $t_{EOCtest}$ is 23μs (LTC2435), 26μs (LTC2435-1) if the device is using its internal oscillator $(F_0 = \text{logic LOW}$ or

 $HIGH$). If $F₀$ is driven by an external oscillator of frequency f_{FOSC} , then $t_{FOCtest}$ is 3.6/ f_{FOSC} . If \overline{CS} is pulled HIGH before time t_{FOLtest} , the device returns to the sleep state. The conversion result is held in the internal static shift register.

If CS remains LOW longer than t_{FOCtest} , the first rising edge of SCK will occur and the conversion result is serially shifted out of the SDO pin. The data output cycle begins on this first rising edge of SCK and concludes after the 24th rising edge. Data is shifted out the SDO pin on each falling edge of SCK. The internally generated serial clock is output to the SCK pin. This signal may be used to shift the conversion result into external circuitry. EOC can be latched on the first rising edge of SCK and the last bit of the conversion result on the 24th rising edge of SCK. After the 24th rising edge, SDO goes HIGH (EOC $= 1$), SCK stays HIGH and a new conversion starts.

Typically, CS remains LOW during the data output state. However, the data output state may be aborted by pulling $\overline{\text{CS}}$ HIGH anytime between the first and 24th rising edge of SCK, see Figure 12. On the rising edge of CS, the device aborts the data output state and immediately initiates a new conversion. This is useful for systems not requiring all 24 bits of output data, aborting an invalid conversion cycle, or synchronizing the start of a conversion. If \overline{CS} is pulled HIGH while the converter is driving SCK LOW, the internal pull-up is not available to restore SCK to a logic HIGH state. This will cause the device to exit the internal serial clock mode on the next falling edge of CS. This can be avoided by adding an external 10k pull-up resistor to the SCK pin or by never pulling CS HIGH when SCK is LOW.

Whenever SCK is LOW, the LTC2435/LTC2435-1 internal pull-up at pin SCK is disabled. Normally, SCK is not externally driven if the device is in the internal SCK timing mode. However, certain applications may require an external driver on SCK. If this driver goes Hi-Z after outputting a LOW signal, the LTC2435/LTC2435-1 internal pull-up remains disabled. Hence, SCK remains LOW. On the next falling edge of CS, the device is switched to the external SCK timing mode. By adding an external 10k pull-up resistor to SCK, this pin goes HIGH once the external driver goes Hi-Z. On the next \overline{CS} falling edge, the device will remain in the internal SCK timing mode.

A similar situation may occur during the sleep state when CS is pulsed HIGH-LOW-HIGH in order to test the conversion status. If the device is in the sleep state ($EOC = 0$), SCK will go LOW. Once \overline{CS} goes HIGH (within the time period defined above as t_{FOCtest} , the internal pull-up is activated. For a heavy capacitive load on the SCK pin, the internal pull-up may not be adequate to return SCK to a HIGH level before CS goes low again. This is not a concern under normal conditions where $\overline{\text{CS}}$ remains LOW after detecting $EOC = 0$. This situation is easily overcome by adding an external 10k pull-up resistor to the SCK pin.

Internal Serial Clock, 2-Wire I/O, Continuous Conversion

This timing mode uses a 2-wire, all output (SCK and SDO) interface. The conversion result is shifted out of the device by an internally generated serial clock (SCK) signal, see Figure 13. \overline{CS} may be permanently tied to ground, simplifying the user interface or isolation barrier.

The internal serial clock mode is selected at the end of the power-on reset (POR) cycle. The POR cycle is concluded

approximately 1ms after V_{CC} exceeds 2.2V. An internal weak pull-up is active during the POR cycle; therefore, the internal serial clock timing mode is automatically selected if SCK is not externally driven LOW (if SCK is loaded such that the internal pull-up cannot pull the pin HIGH, the external SCK mode will be selected).

During the conversion, the SCK and the serial data output pin (SDO) are HIGH (EOC $= 1$). Once the conversion is complete, SCK and SDO go LOW ($\overline{EOC} = 0$) indicating the conversion has finished. The data output cycle begins on the first rising edge of SCK and ends after the 24th rising edge. Data is shifted out the SDO pin on each falling edge of SCK. The internally generated serial clock is output to the SCK pin. This signal may be used to shift the conversion result into external circuitry. EOC can be latched on the first rising edge of SCK and the last bit of the conversion result can be latched on the 24th rising edge of SCK. After the 24th rising edge, SDO goes HIGH (EOC = 1) indicating a new conversion is in progress. SCK remains HIGH during the conversion.

Figure 13. Internal Serial Clock, Continuous Operation

PRESERVING THE CONVERTER ACCURACY

The LTC2435/LTC2435-1 are designed to reduce as much as possible conversion result sensitivity to device decoupling, PCB layout, antialiasing circuits, line frequency perturbations and so on. Nevertheless, in order to preserve the extreme accuracy capability of this part, some simple precautions are desirable.

Digital Signal Levels

The LTC2435/LTC2435-1 digital interface is easy to use. Its digital inputs ($F₀$, \overline{CS} and SCK in External SCK mode of operation) accept standard TTL/CMOS logic levels and the internal hysteresis receivers can tolerate edge rates as slow as 100μs. However, some considerations are required to take advantage of the exceptional accuracy and low supply current of this converter.

The digital output signals (SDO and SCK in Internal SCK mode of operation) are less of a concern because they are not generally active during conversion.

While a digital input signal is in the range 0.5V to $(V_{CC} - 0.5V)$, the CMOS input receiver draws additional current from the power supply. It should be noted that, when any one of the digital input signals ($F₀$, CS and SCK in External SCK mode of operation) is within this range, the LTC2435/LTC2435-1 power supply current may increase even if the signal in question is at a valid logic level. For micropower operation, it is recommended to drive all digital input signals to full CMOS levels $|V_{II}| < 0.4V$ and V_{OH} > (V_{CC} – 0.4V)].

During the conversion period, the undershoot and/or overshoot of a fast digital signal connected to the LTC2435/ LTC2435-1 pins may severely disturb the analog to digital conversion process. Undershoot and overshoot can occur because of the impedance mismatch at the converter pin when the transition time of an external control signal is less than twice the propagation delay from the driver to LTC2435/LTC2435-1. For reference, on a regular FR-4 board, signal propagation velocity is approximately 183ps/inch for internal traces and 170ps/inch for surface traces. Thus, a driver generating a control signal with a minimum transition time of 1ns must be connected to the

converter pin through a trace shorter than 2.5 inches. This problem becomes particularly difficult when shared control lines are used and multiple reflections may occur. The solution is to carefully terminate all transmission lines close to their characteristic impedance.

Parallel termination near the LTC2435/LTC2435-1 pins will eliminate this problem but will increase the driver power dissipation. A series resistor between 27 Ω and 56 Ω placed near the driver or near the LTC2435/LTC2435-1 pins will also eliminate this problem without additional power dissipation. The actual resistor value depends upon the trace impedance and connection topology.

An alternate solution is to reduce the edge rate of the control signals. It should be noted that using very slow edges will increase the converter power supply current during the transition time. The multiple ground pins used in this package configuration, as well as the differential input and reference architecture, reduce substantially the converter's sensitivity to ground currents.

Particular attention must be given to the connection of the $F₀$ signal when the LTC2435/LTC2435-1 are used with an external conversion clock. This clock is active during the conversion time and the normal mode rejection provided by the internal digital filter is not very high at this frequency. A normal mode signal of this frequency at the converter reference terminals may result in DC gain and INL errors. A normal mode signal of this frequency at the converter input terminals may result in a DC offset error. Such perturbations may occur due to asymmetric capacitive coupling between the $F₀$ signal trace and the converter input and/or reference connection traces. An immediate solution is to maintain maximum possible separation between the F_0 signal trace and the input/reference signals. When the F_0 signal is parallel terminated near the converter, substantial AC current is flowing in the loop formed by the $F₀$ connection trace, the termination and the ground return path. Thus, perturbation signals may be inductively coupled into the converter input and/or reference. In this situation, the user must reduce to a minimum the loop area for the $F₀$ signal as well as the loop area for the differential input and reference connections.

Driving the Input and Reference

The input and reference pins of the LTC2435/LTC2435-1 converters are directly connected to a network of sampling capacitors. Depending upon the relation between the differential input voltage and the differential reference voltage, these capacitors are switching between these four pins transferring small amounts of charge in the process. A simplified equivalent circuit is shown in Figure 14.

For a simple approximation, the source impedance R_S driving an analog input pin (IN^+, IN^-, REF^+) can be considered to form, together with R_{SW} and C_{EQ} (see Figure 14), a first order passive network with a time constant $\tau = (R_S + R_{SW}) \cdot C_{FO}$. The converter is able to sample the input signal with better than 1ppm accuracy if the sampling period is at least 14 times greater than the input circuit time constant τ . The sampling process on the four input analog pins is quasi-independent so each time constant should be considered by itself and, under worstcase circumstances, the errors may add.

When using the internal oscillator ($F₀$ = LOW or HIGH), the LTC2435's front-end switched-capacitor network is clocked at 76800Hz corresponding to a 13μs sampling period and the LTC2435-1's front end is clocked at 69900Hz corresponding to 14.2μs. Thus, for settling errors of less than 1ppm, the driving source impedance should be chosen such that $\tau \leq 13 \mu s/14 = 920$ ns (LTC2435) and $\tau < 14.2 \mu s/14$ $14 = 1.01 \mu s$ (LTC2435-1). When an external oscillator of frequency f_{FOSC} is used, the sampling period is $2/f_{FOSC}$ and, for a settling error of less than 1ppm, $\tau \leq 0.14/f_{\text{FOSC}}$.

Input Current

If complete settling occurs on the input, conversion results will be unaffected by the dynamic input current. An incomplete settling of the input signal sampling process may result in gain and offset errors, but it will not degrade the INL performance of the converter. Figure 14 shows the mathematical expressions for the average bias currents flowing through the IN^+ and IN^- pins as a result of the sampling charge transfers when integrated over a substantial time period (longer than 64 internal clock cycles).

The effect of this input dynamic current can be analyzed using the test circuit of Figure 15. The C_{PAR} capacitor includes the LTC2435/LTC2435-1 pin capacitance (5pF typical) plus the capacitance of the test fixture used to obtain the results shown in Figures 16 and 17. A careful implementation can bring the total input capacitance (C_{1N}) + CPAR) closer to 5pF thus achieving better performance than the one predicted by Figures 16 and 17. For simplicity, two distinct situations can be considered.

For relatively small values of input capacitance $(C_{1N} <$ 0.01μ F), the voltage on the sampling capacitor settles almost completely and relatively large values for the source impedance result in only small errors. Such values for C_{1N} will deteriorate the converter offset and gain performance without significant benefits of signal filtering and the user is advised to avoid them. Nevertheless, when small values of C_{IN} are unavoidably present as parasitics of input multiplexers, wires, connectors or sensors, the LTC2435/LTC2435-1 can maintain their exceptional accuracy while operating with relative large values of source resistance as shown in Figures 16 and 17. These measured results may be slightly different from the first order approximation suggested earlier because they include the effect of the actual second order input network together with the nonlinear settling process of the input amplifiers. For small C_{IN} values, the settling on $IN⁺$ and $IN⁻$ occurs almost independently and there is little benefit in trying to match the source impedance for the two pins.

Larger values of input capacitors ($C_{IN} > 0.01 \mu F$) may be required in certain configurations for antialiasing or general input signal filtering. Such capacitors will average the input sampling charge and the external source resistance will see a quasi constant input differential impedance. When $F_0 = LOW$ (internal oscillator and 60Hz notch), the typical differential input resistance is 22MΩ (LTC2435) or $24\text{M}\Omega$ (LTC2435-1) which will generate a +FS gain error of approximately 0.023ppm (LTC2435) or 0.021ppm (LTC2435-1) for each ohm of source resistance driving IN^+ or IN^- . For the LTC2435, when F_{Ω} = HIGH (internal oscillator and 50Hz notch), the typical differential input resistance is 26MΩ which will generate a +FS gain error of approximately 0.019ppm for each ohm of source resis-

Figure 14. LTC2435/LTC2435-1 Equivalent Analog Input Circuit

Figure 15. An RC Network at IN+ and IN–

tance driving IN^+ or IN^- . When F_Q is driven by an external oscillator with a frequency f_{FOSC} (external conversion clock operation), the typical differential input resistance is 3.3 • 10¹²/f_{EOSC} Ω and each ohm of source resistance driving IN^+ or IN^- will result in 0.15 • 10⁻⁶ • f_{EOSC} ppm + FS gain error. The effect of the source resistance on the two input pins is additive with respect to this gain error. The typical +FS and –FS errors as a function of the sum of the source resistance seen by IN⁺ and IN⁻ for large values of C_{IN} are shown in Figures 18 and 19.

In addition to this gain error, an offset error term may also appear. The offset error is proportional to the mismatch between the source impedance driving the two input pins IN+ and IN– and with the difference between the input and reference common mode voltages. While the input drive circuit nonzero source impedance combined with the converter average input current will not degrade the INL performance, indirect distortion may result from the modulation of the offset error by the common mode component of the input signal. Thus, when using large C_{IN} capacitor values, it is advisable to carefully match the source impedance seen by the IN^+ and IN^- pins. When $F_0 = LOW$ (internal oscillator and 60Hz notch), every 1Ω mismatch in source impedance transforms a full-scale common mode input signal into a differential mode input signal of 0.023ppm. When F_{Ω} = HIGH (internal oscillator and 50Hz

notch), every 1Ω mismatch in source impedance transforms a full-scale common mode input signal into a differential mode input signal of 0.02ppm. When F_0 is driven by an external oscillator with a frequency f_{EOS} , every 1Ω mismatch in source impedance transforms a full-scale common mode input signal into a differential mode input signal of $0.15 \cdot 10^{-6} \cdot f_{EOSCD}$ pm. Figure 20 shows the typical offset error due to input common mode voltage for various values of source resistance imbalance between the $IN⁺$ and $IN⁻$ pins when large C_{IN} values are used.

If possible, it is desirable to operate with the input signal common mode voltage very close to the reference signal common mode voltage as is the case in the ratiometric measurement of a symmetric bridge. This configuration eliminates the offset error caused by mismatched source impedances.

The magnitude of the dynamic input current depends upon the size of the very stable internal sampling capacitors and upon the accuracy of the converter sampling clock. The accuracy of the internal clock over the entire temperature and power supply range is typical better than 0.5%. Such a specification can also be easily achieved by an external clock. When relatively stable resistors (50ppm/°C) are used for the external source impedance seen by IN+ and IN–, the expected drift of the dynamic current, offset and

Figure 18. +FS Error vs RSOURCE at IN^+ or IN^- (Large C_{IN})

100

Figure 19. - FS Error vs R_{SOURCE} at IN^+ or IN^- (Large C_{IN})

24351fb **Figure 20. Offset Error vs Common Mode Voltage (V_{INCM} = V_{IN}⁺ = V_{IN}⁻) and Input Source Resistance Imbalance (**Δ**RIN = RSOURCEIN+ – RSOURCEIN–) for Large CIN Values (** $C_{IN} \geq 1 \mu F$ **)**

gain errors will be insignificant (about 1% of their respective values over the entire temperature and voltage range). Even for the most stringent applications, a one-time calibration operation may be sufficient.

In addition to the input sampling charge, the input ESD protection diodes have a temperature dependent leakage current. This current, nominally 1nA (±10nA max), results in a small offset shift. A 100 Ω source resistance will create a 0.1μV typical and 1μV maximum offset voltage.

Reference Current

In a similar fashion, the LTC2435/LTC2435-1 sample the differential reference pins REF+ and REF– transferring small amount of charge to and from the external driving circuits thus producing a dynamic reference current. This current does not change the converter offset, but it may degrade the gain and INL performance. The effect of this current can be analyzed in the same two distinct situations.

For relatively small values of the external reference capacitors (C_{RFF} < 0.01 μ F), the voltage on the sampling capacitor settles almost completely and relatively large values for the source impedance result in only small errors. Such values for C_{RFF} will deteriorate the converter offset and gain performance without significant benefits of reference filtering and the user is advised to avoid them.

Figure 21. +FS Error vs R_{SOURCE} at REF⁺ or REF⁻ (Small C_{IN}) Figure 22. -FS Error vs R_{SOURCE} at REF⁺ or REF⁻ (Small C_{IN})

Larger values of reference capacitors ($C_{\text{RFF}} > 0.01 \mu$ F) may be required as reference filters in certain configurations. Such capacitors will average the reference sampling charge and the external source resistance will see a quasi constant reference differential impedance. For the LTC2435, when $F_0 = LOW$ (internal oscillator and 60Hz notch), the typical differential reference resistance is 15.6MΩ which will generate a +FS gain error of approximately 0.032ppm for each ohm of source resistance driving REF⁺ or REF⁻. When F_0 = HIGH (internal oscillator and 50Hz notch), the typical differential reference resistance is 18.7MΩ which will generate a +FS gain error of approximately 0.027ppm for each ohm of source resistance driving REF⁺ or REF⁻. For the LTC2435-1, the typical differential reference resistance is 17.1MΩ which will generate a +FS gain error of approximately 0.029ppm for each ohm of source resistance driving REF⁺ or REF⁻. When F_0 is driven by an external oscillator with a frequency f_{FOSC} (external conversion clock operation), the typical differential reference resistance is 2.4 • $10^{12}/f_{\text{FOSC}}\Omega$ and each ohm of source resistance driving REF+ or REF– will result in $0.21 \cdot 10^{-6} \cdot f_{FOSCD}$ pm +FS gain error. The effect of the source resistance on the two reference pins is additive with respect to this gain error. The typical +FS and -FS errors for various combinations of source resistance seen by the REF⁺ and REF⁻ pins and external capacitance C_{RFF} connected to these pins are shown in Figures 21, 22, 23 and 24.

In addition to this gain error, the converter INL performance is degraded by the reference source impedance. When $F_0 =$ LOW (internal oscillator and 60Hz notch), every 100Ω of source resistance driving REF+ or REF– translates into about 0.11ppm additional INL error. For the LTC2435, when F_{Ω} = HIGH (internal oscillator and 50Hz notch), every 100Ω of source resistance driving REF+ or REF– translates into about 0.092ppm additional INL error; and for the LTC2435-1 operating with simultaneous 50Hz/60Hz rejection, every 100 Ω of source resistance leads to an additional 0.10ppm of additional INL error. When F_0 is driven by an external oscillator with a frequency f_{EOSC} , every 100Ω of source resistance driving REF+ or REF– translates into about 0.73 • 10^{-6} • f_{FOSCD} pm additional INL error. Figure 25 shows the typical INL error due to the source resistance driving the REF⁺ or REF⁻ pins when large C_{RFF} values are used. The effect of the source resistance on the two reference pins is additive with respect to this INL error. In general, matching of source impedance for the REF+ and REF– pins does not help the gain or the INL error. The user is thus advised to minimize the combined source impedance driving the REF+ and REF– pins rather than to try to match it.

The magnitude of the dynamic reference current depends upon the size of the very stable internal sampling capacitors and upon the accuracy of the converter sampling clock. The accuracy of the internal clock over the entire temperature and power supply range is typical better than 0.5%. Such a specification can also be easily achieved by

Figure 23. + FS Error vs R_{SOURCE} at REF⁺ and REF⁻ (Large C_{REF}) Figure 24. - FS Error vs R_{SOURCE} at REF⁺ and REF⁻ (Large C_{REF})

an external clock. When relatively stable resistors (50ppm/°C) are used for the external source impedance seen by REF+ and REF–, the expected drift of the dynamic current gain error will be insignificant (about 1% of its value over the entire temperature and voltage range). Even for the most stringent applications a one-time calibration operation may be sufficient.

In addition to the reference sampling charge, the reference pins ESD protection diodes have a temperature dependent leakage current. This leakage current, nominally 1nA (±10nA max), results in a small gain error. A 100Ω source resistance will create a 0.05μV typical and 0.5μV maximum full-scale error.

Figure 25. INL vs Differential Input Voltage (V_{IN} = IN⁺ – IN⁻) and Reference Source Resistance (R_{SOURCE} at REF⁺ and **REF– for Large CREF Values (CREF** ≥ **1**μ**F)**

Output Data Rate

When using its internal oscillator, the LTC2435 can produce up to 15 readings per second with a notch frequency of 60Hz ($F₀$ = LOW) and 12.5 readings per second with a notch frequency of 50Hz ($F₀$ = HIGH) and the LTC2435-1 can produce up to 13.6 readings per second with $F_0 =$ LOW. The actual output data rate will depend upon the length of the sleep and data output phases which are controlled by the user and which can be made insignificantly short. When operated with an external conversion clock ($F₀$ connected to an external oscillator), the LTC2435/ LTC2435-1 output data rate can be increased as desired. The duration of the conversion phase is $10278/f_{FOSC}$. If f_{FOSC} = 153600Hz, the converter behaves as if the internal oscillator is used and the notch is set at 60Hz. There is no significant difference in the LTC2435/LTC2435-1 performance between these two operation modes.

An increase in f_{FOSC} over the nominal 153600Hz will translate into a proportional increase in the maximum output data rate. This substantial advantage is nevertheless accompanied by three potential effects, which must be carefully considered.

First, a change in f_{EOSC} will result in a proportional change in the internal notch position and in a reduction of the converter differential mode rejection at the power line frequency. In many applications, the subsequent performance degradation can be substantially reduced by relying upon the LTC2435/LTC2435-1's exceptional common mode rejection and by carefully eliminating common mode to differential mode conversion sources in the input circuit. The user should avoid single-ended input filters and should maintain a very high degree of matching and symmetry in the circuits driving the $IN⁺$ and $IN⁻$ pins.

Second, the increase in clock frequency will increase proportionally the amount of sampling charge transferred through the input and the reference pins. If large external input and/or reference capacitors (C_{IN}, C_{RFF}) are used, the previous section provides formulae for evaluating the effect of the source resistance upon the converter performance for any value of f_{EOSC} . If small external input and/ or reference capacitors (C_{IN}, C_{REF}) are used, the effect of the external source resistance upon the LTC2435/ LTC2435-1 typical performance can be inferred from Figures 16, 17, 21 and 22 in which the horizontal axis is scaled by $153600/f_{FOSC}$.

Third, the internal analog circuits are optimized for normal operation; therefore an increase in the frequency of the external oscillator will start to decrease the effectiveness of the internal analog circuits. This will result in a progressive degradation in the converter accuracy and linearity. Typical measured performance curves for output data rates up to 200 readings per second are shown in Figures 26 to 33. The degradation becomes more obvious above output data rate of 150Hz, which corresponds to an external oscillator of 1.536MHz. In order to obtain the highest possible level of accuracy from this converter at output data rates above 150 readings per second, the user is advised to maximize the power supply voltage used and to limit the maximum ambient operating temperature. In certain circumstances, a reduction of the differential reference voltage may be beneficial.

Figure 26. Offset Error vs Output Data Rate and Temperature

Figure 28. –FS Error vs Output Data Rate and Temperature

Figure 30. Resolution (INLRMS ≤ **1LSB) vs Output Data Rate and Temperature**

Figure 29. Resolution (Noise_{RMS} ≤ 1LSB) vs Output Data Rate and Temperature

Figure 31. Offset Change* vs Output Data Rate and Reference Voltage

Figure 33. Resolution (INL_{MAX} ≤ 1LSB) vs Output Data Rate and Reference Voltage

Normal Mode Rejection and Antialiasing

One of the advantages delta-sigma ADCs offer over conventional ADCs is on-chip digital filtering. Combined with a large oversampling ratio, the LTC2435/LTC2435-1 significantly simplifies antialiasing filter requirements.

The sinc⁴ digital filter provides greater than 120dB normal mode rejection at all frequencies except DC and integer multiples of the modulator sampling frequency (f_S) . Independent of the operating mode, $f_S = 256 \cdot f_N = 1024 \cdot$ f_{OUTMAX} where f_{N} is the notch frequency and f_{OUTMAX} is the maximum output data rate. In the internal oscillator mode, for the LTC2435, $F_S = 12800$ Hz with a 50Hz notch setting and $f_S = 15360$ Hz with a 60Hz notch setting. For the LTC2435-1, $f_S = 13980$ Hz (F_O = LOW). In the external oscillator mode, $f_S = f_{FOSC}/10$.

The normal mode rejection performance is shown in Figure 34. The regions of low rejection occurring at integer multiples of f_S have a very narrow bandwidth. Magnified details of the normal mode rejection curves are shown in Figure 35 (rejection near DC) and Figure 36 (rejection at $f_S = 256f_N$) where f_N represents the notch frequency. For the LTC2435, the bandwidth is 13.6Hz $(F₀ = GND)$ and 11.4Hz $(F₀ = V_{CC})$. The Bandwidth is 12.4Hz for the LTC2435-1 ($F_0 =$ GND).

Through $F₀$ connection, the LTC2435 provides better than 110dB input differential mode rejection at 50Hz or 60Hz ±2%. While for the LTC2435-1, it has a notch frequency of about 55Hz with better than 70db rejection over 48Hz to 62.4Hz, which covers both 50Hz \pm 2% and 60Hz \pm 2%. In order to achieve better rejection over the range of 48Hz to 62.4Hz, a running average can be performed. By averaging two consecutive LTC2435-1 readings, a sinc¹ notch is combined with the $sinc⁴$ digital filter, yielding the frequency response shown in Figure 37. The averaging operation still keeps the output rate with the following algorithm:

Result 1 = average (sample 0, sample 1) Result 2 = average (sample 1, sample 2) Result n = average (sample n-1, sample n)

The user can expect to achieve in practice this level of performance using the internal oscillator as it is demonstrated by Figures 38 to 40. Typical measured values of the normal mode rejection of the LTC2435-1 operating with an internal oscillator and a 54.6Hz notch setting are shown in Figure 38 and 39 superimposed over the theoretical calculated curve. The same normal mode rejection performance is obtained for the LTC2435 with the frequency scaled to have the notch frequency at 60Hz ($F₀$ = GND) or 50Hz ($F₀ = V_{CC}$).

Figure 34b. Input Normal Mode Rejection, Internal Oscillator and FO = Low or External Oscillator

Figure 34a. Input Normal Mode Rejection, Internal Oscillator and 50Hz Notch (LTC2435)

As a result of these remarkable normal mode specifications, minimal (if any) antialias filtering is required in front of the LTC2435/LTC2435-1. If passive RC components are placed in front of the LTC2435/LTC2435-1, the input dynamic current should be considered (see Input Current section). In cases where large effective RC time constants are used, an external buffer amplifier may be required to minimize the effects of dynamic input current.

Traditional high order delta-sigma modulators, while providing very good linearity and resolution, suffer from potential instabilities at large input signal levels. The proprietary architecture used for the LTC2435/LTC2435-1 third order modulator resolves this problem and guarantees a predictable stable behavior at input signal levels of up to 150% of full scale. In many industrial applications, it is not uncommon to have to measure microvolt level signals superimposed over volt level perturbations and LTC2435/LTC2435-1 are eminently suited for such tasks. When the perturbation is differential, the specification of interest is the normal mode rejection for large input signal levels. With a reference voltage $V_{\text{RFF}} = 5V$, the LTC2435/ LTC2435-1 have a full-scale differential input range of 5V peak-to-peak. Figure 40 shows measurement results for the LTC2435-1 normal mode rejection ratio with a 7.5V peak-to-peak (150% of full scale) input signal superim-

Figure 35. Input Normal Mode Rejection

posed over the more traditional normal mode rejection ratio results obtained with a 5V peak-to-peak (full scale) input signal. The same performance is obtained for the LTC2435 with the frequency scaled to have the notch frequency at 60Hz (F_{Ω} = GND) or 50Hz (F_{Ω} = V_{CC}). It is clear that the LTC2435/LTC2435-1 rejection performance is maintained with no compromises in this extreme situation. When operating with large input signal levels, the user must observe that such signals do not violate the device absolute maximum ratings.

Figure 36. Input Normal Mode Rejection

Figure 37. LTC2435-1 Input Normal Mode Rejection

INPUT FREQUENCY (Hz) $\pmb{0}$ NORMAL MODE REJECTION (dB) 25 50 75 100 125 150 175 200 225 2435 F39 0 –20 –40 –60 –80 MORMAL MODE REJECTION (dB)
-100 -20
-100 -20 –120 $V_{CC} = 5V$ $V_{REF} = 5V$ $REF^{-} = GND$ $V_{INCM} = 2.5V$ $V_{IN(P-P)} = 5V$ F_{O} = GND $T_A = 25^\circ C$ MEASURED DATA CALCULATED DATA

Figure 38. Input Normal Mode Rejection vs Input Frequency (LTC2435-1)

Figure 39. Input Normal Mode Rejection vs Input Frequency with Running Average

Figure 40. Measured Input Normal Mode Rejection vs Input Frequency ($f_N = 54.6$ **Hz)**

Sample Driver for LTC2435/LTC2435-1 SPI Interface

Figure 41 shows the use of an LTC2435/LTC2435-1 with a differential multiplexer. This is an inexpensive multiplexer that will contribute some error due to leakage if used directly with the output from the bridge, or if resistors are inserted as a protection mechanism from overvoltage. Although the bridge output may be within the input range of the A/D and multiplexer in normal operation, some thought should be given to fault conditions that could result in full excitation voltage at the inputs to the multiplexer or ADC. The use of amplification prior to the multiplexer will largely eliminate errors associated with channel leakage developing error voltages in the source impedance.

The LTC2435/LTC2435-1 have a very simple serial interface that makes interfacing to microprocessors and microcontrollers very easy.

The listing in Figure 43 is a data collection program for the LTC2435/LTC2435-1 using the PIC16F73 microcontroller. The microcontroller is configured to transfer data through the SPI serial interface. Figure 42 shows the connection. The LT1180A is a dual RS232 driver/receiver pair with integral charge pump that generates RS232 voltage levels from a single 5V supply.

The program begins by declaring variables and allocating memory locations to store the 24-bit conversion result. The main sequence starts with pulling \overline{CS} LOW. It then waits for SDO to go LOW to start reading data. Three bytes are read to the MCU and the LTC2435/LTC2435-1 will automatically start a new conversion. \overline{CS} is also raised to HIGH to ensure that a new conversion is started. The collected data are sent out through the serial port at 57600 baud. This can be captured with a terminal program and analyzed with a spreadsheet using the HEX2DEC function.

Figure 41. Use a Differential Multiplexer to Expand Channel Capability

Figure 42. Connecting the LTC2435/LTC2435-1 to a PIC16F73 MCU Using the SPI Serial Interface

// Basic data collection program for the LTC2435 using the // PIC16F73 microcontroller. Collects data as fast as possible // and sends it out the serial port at 57600 baud as six // hexadecimal characters, followed by a carriage return. // This can be captured with a terminal program and analyzed // with a spreadsheet using the HEX2DEC function (in Excel.) // // Written for the CCS compiler, version 3.049. // $#$ include <16F73.h> #byte SSPCON = 0x14 // Synchronous serial port control $#byte$ SSPSTAT = 0x94 $#byte$ registers. $#bit$ CKE = SSPSTAT.6 $#bit$ CKP = SSPCON.4 #bit SSPEN = SSPCON.5 #fuses HS,NOWDT,PUT #use delay(clock=10000000) // For baud rate calculation. #use rs232(baud=57600,parity=N,xmit=PIN_C6,rcv=PIN_C7) // Serial data is sent on pin C6. #define CS_ PIN_C2 // Chip select connected to pin C2 #define CLOCK PIN_C // Clock connected to pin C3 #define SDO PIN_C4 // SDO on the LTC2435 connected to pin C4 // (this is SDI on the PIC; // Master In, Slave Out (MISO) is less ambiguous) void main() { // Basic configuration, no bearing on operation of LTC2435

setup_adc_ports(NO_ANALOGS); setup_adc(ADC_CLOCK_DIV_2); setup_counters(RTCC_INTERNAL,RTCC_DIV_2); setup_timer_1(T1_DISABLED); setup_timer_2(T2_DISABLED,0,1); setup_ccp1(CCP_OFF); setup_ccp2(CCP_OFF);

// LTC2435 is connected to the processor's hardware SPI port. // This sets the port such that data is shifted on clock falling edges and // valid on rising edges. For a 10 MHz master clock, the SPI clock frequency // wil be 2.5 MHz. setup_spi(SPI_MASTER|SPI_L_TO_H|SPI_CLK_DIV_4|SPI_SS_DISABLED); $CKP = 0$; // Set up clock edges - clock idles low, data changes on $CKE = 1$; // falling edges, valid on rising edges.

while(1)

}

Figure 43. A Sample Program for Data Collection from the LTC2435/LTC2435-1 Using the PIC16F73 Microcontroller.

Correlated Double Sampling with the LTC2435/LTC2435-1

The Typical Application on the back page of this data sheet shows the LTC2435/LTC2435-1 in a correlated double sampling circuit that achieves a noise floor of under 100nV. In this scheme, the polarity of the bridge is alternated every other sample and the result is the average of a pair of samples of opposite sign. This technique has the benefit of canceling any fixed DC error components in the bridge, amplifiers and the converter, as these will alternate in polarity relative to the signal. Offset voltages and currents, thermocouple voltages at junctions of dissimilar metals and the lower frequency components of 1/f noise are virtually eliminated.

The LTC2435/LTC2435-1 have the virtue of being able to digitize an input voltage that is outside the range defined by the reference, thereby providing a simple means to implement a ratiometric example of correlated double sampling.

This circuit uses a bipolar amplifier (LT1219—U1 and U2) that has neither the lowest noise nor the highest gain. It does, however, have an output stage that can effectively suppress the conversion spikes from the LTC2435/ LTC2435-1. The LT1219 is a C-Load™ stable amplifier that, by design, needs at least 0.1μF output capacitance to remain stable. The 0.1μF ceramic capacitors at the outputs (C1 and C2) should be placed and routed to minimize lead inductance or their effectiveness in preventing envelope detection in the input stage will be reduced. Alternatively, several smaller capacitors could be placed so that lead inductance is further reduced. This is a consideration because the frequency content of the conversion spikes extends to 50MHz or more. The output impedance of most op amps increases dramatically with frequency but the effective output impedance of the LT1219 remains

low, determined by the ESR and inductance of the capacitors above 10MHz. The conversion spikes that remain at the output of other bipolar amplifiers pass through the feedback network and often overdrive the input of the amplifier, producing envelope detection. RFI may also be present on the signal lines from the bridge; C3 and C4 provide RFI suppression at the signal input, as well as suppressing transient voltages during bridge commutation.

The wideband noise density of the LT1219 is $33nV/\sqrt{Hz}$, seemingly much noisier than the lowest noise amplifiers. However, in the region just below the 1/f corner that is not well suppressed by the correlated double sampling, the average noise density is similar to the noise density of many low noise amplifiers. If the amplifier is rolled off below about 1500Hz, the total noise bandwidth is determined by the converter's Sinc⁴ filter at about 12Hz. The use of correlated double sampling involves averaging even numbers of samples; hence, in this situation, two samples would be averaged to give an input-referred noise level of about 100nV_{RMS}.

Level shift transistors Q4 and Q5 are included to allow excitation voltages up to the maximum recommended for the bridge. In the case shown, if a 10V supply is used, the excitation voltage to the bridge is 8.5V and the outputs of the bridge are above the supply rail of the ADC. U1 and U2 are also used to produce a level shift to bring the outputs within the input range of the converter. This instrumentation amplifier topology does not require well-matched resistors in order to produce good CMRR. However, the use of R2 requires that R3 and R6 match well, as the common mode gain is approximately –12dB. If the bridge is composed of four equal 350 Ω resistors, the differential component associated with mismatch of R3 and R6 is nearly constant with either polarity of excitation and, as with offset, its contribution is canceled.

PACKAGE DESCRIPTION

.189 – .196*

3. DRAWING NOT TO SCALE

 *DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

U TYPICAL APPLICATIO

Correlated Double Sampling Resolves 100nV

RELATED PARTS

